I. Introduction
In order to improve device performance, thinner gate insulators are required for deep sub-micron MOSFETs. In the situation where a thinner gate insulator is required, high-k dielectrics are effective for suppressing gate leakage current. However, one major issue for applying higk-k dielectrics is the reaction between high-k dielectric and poly-Si, which is called "Fermi Pinning" 1) , that results in high threshold voltage for P-ch FETs. Therefore, a metal electrode was proposed in order to prevent the interface reaction. However, high temperature annealing such as a source/drian activation results in a thermal reaction between the metal and the high-k dielectric. In order to avoid this problem, the replacement gate technique 2, 3) has been widely used for the fabrication of metal-gate CMIS devices.
In this paper, we report that the interface characteristics between Si substrate and gate dielectric have been improved using F 2 gas annealing that is applicable to a low temperature process in metal-gate CMIS devices.
II. Experiments and Measurements A. Fabrication Processes
MIS FETs were fabricated using the process flow shown in Fig. 1 (a) . A 2.0 nm-thick of SiON was formed by plasma oxidation followed by plasma nitridation. SiN on SiON dielectric was deposited with the cyclic-CVD at 0.2 nm EOT (equivalent oxide thickness) per 10 cycles. The fluorine incorporation process was achieved by F 2 gas annealing before the deposition of poly-Si. F 2 gas annealing at low temperature was carried out in reduced pressure. After the formation of the gate dielectrics, 150 nm poly-Si was deposited on this stack. After patterning the gate electrode, the S/D (source/drain) was implanted and annealed at 1050 o C. Metal gate MIS FETs were fabricated by a replacement gate technique using the process flow shown in Fig. 2 (a) . After removing the dummy gate, SiN/HfO 2 gate dielectric stack was newly deposited using ALD (atomic layer deposition) and cyclic-CVD. The thickness of HfO 2 dielectric is 2 nm and cyclic-CVD can deposit SiN on high-k dielectric at 0.2 nm EOT. As the gate electrode, W/TiN gate electrode was deposited by CVD on the SiN/HfO 2 layer.
B. Measurements
The initial interface state density of N-ch and P-ch FETs was measured by charge pumping technique. Moreover, BT stress was applied in the wafer level test, and the stress time was 10000 s. The stress bias was around 10 MV/cm at 125 o C. We discuss NBTI (Negative Bias Temperature Instability) and PBTI (Positive Bias Temperature Instability) as a differential value between the initial threshold voltage (Vth) and Vth after stress. Figure 6 shows two cases of the enhancement for fluorine effect i.e., one is caused by highly doped fluorine in the gate dielectrics, and the other is caused by the cyclic-SiN that contains hydrogen that originated in the material gas. The interface state (Nit) of gate stacks to which F 2 gas annealing process has been applied is decreased for both cases of with or without cyclic-SiN This result is consistent with that in the previous literature 4) . The ∆Vth (NBTI) for P-channel FETs was reduced in case of F 2 gas annealing process. These results are the proof that the fluorine in the interface region is effective for the improvement of the BT instability.
III. Results and Discussions

B. Effect of Fluorine on Nit and NBTI
C. W/TiN/HfO 2 Gate Stacks
Figure 7 (a) indicates the effect of Nit using F 2 gas annealing process in W/TiN/SiN/HfO 2 gate stacks. In the low temperature process, interface state density is significantly large as compared with Nit in the SiON process. In the case of W/TiN/SiN/HfO 2 gate stack to which F 2 gas annealing was applied , Nit was smaller than that without F 2 gas annealing. Figure 7 (b) shows ∆Vth (NBTI) for P-channel FETs and ∆Vth (PBTI) for N-channel FETs that have the W/TiN/SiN /HfO 2 gate stacks. NBT for P-channel FET shows the advantage of the F 2 process. However PBT for N-channel FETs doesn't show the improvement of the instability in spite of F 2 gas annealing. Both the cases indicate that the bulk charge trap in the high-k film is a major cause of PBT degradation. Contrary to SiON gate stacks, the instability of HfO 2 gate stacks was mainly determined by bulk charge trap.
IV. Conclusion
A study of the effects of fluorine on the interface characteristics has been presented. The interface states in the SiON film can be decreased using F 2 gas annealing process. NBTI is dramatically improved by fluorine and hydrogen at the interface region. In case of W/TiN/HfO 2 , PBTI has not changed even if annealed with F 2 gas, in spite of the decrease of Nit. Suppressing both traps at interface and in bulk is important for the low temperature process of high-k metal MIS FETs. 
